

Notice of References Cited		Application/Control No. 09/750,234	Applicant(s)/Patent Under Reexamination MINNICK, LINDEN	
		Examiner Tam (Jenny) Phan	Art Unit 2144	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,732,249	05-2004	Pickreign et al.	711/202
	B	US-6,397,316	05-2002	Fesas, Jr., Nestor A.	711/200
	C	US-6,260,124	07-2001	Crockett et al.	711/162
	D	US-6,470,397	10-2002	Shah et al.	709/250
	E	US-6,438,665	08-2002	Norman, Robert	711/159
	F	US-6,253,261	06-2001	Murphy, Nicholas J. N.	710/22
	G	US-6,078,733	06-2000	Osborne, Randy B.	709/250
	H	US-5,870,627	02-1999	O'Toole et al.	710/22
	I	US-5,673,394	09-1997	Fenwick et al.	719/312
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Tri Cao Huu; Winson Yong; Kwangho Lee; "Universal read/write buffer for multiprocessor cache coherency schemes" Signals, Systems and Computers, 1993. 1993 Conference Record of The Twenty-Seventh Asilomar Conference on , 1-3 Nov. 1993 Pages: 785-790 vol. 1
	V	Hsieh, M.M.; Wei, T.C.; Loo, W.V.; "A cached system architecture dedicated for the system IO activity on a CPU board" Computer Design: VLSI in Computers and Processors, 1989. ICCD '89. Proceedings., 1989 IEEE International Conference on , 2-4 Oct. 1989
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.